

## 1 Features

- Safety-related certifications
  - DIN VDE V 0884-11: 2017-01
  - UL 1577 component recognition program
  - CSA component notice 5A
  - CQC approval per GB4943.1-2022
  - Fully compatible with the ISO11898-2 standard
- Up to 5 kV<sub>RMS</sub> insulation voltage
- Power supply voltage
  - VDD1 : 2.5V to 5.5V
  - VDD2 : 4.5V to 5.5V
- Data rate: 1Mbps (CMT1050)  
5Mbps (CMT1042/CMT1052)
- Bus fault protection of -70V to +70V
- Common-Mode Voltage Range: ±30 V
- Transmit data (TXD) dominant time out function
- Over current and over temperature protection
- Ideal Passive, High Impedance Bus and Logic Terminals When Unpowered
- High CMTI: 150kV/us
- HBM ESD tolerance on bus pins: 6 kV
- Operation temperature: -40°C to 125°C
- Low loop delay: <220 ns
- High system level EMC performance: Enhanced system level ESD, EFT, Surge immunity
- (WB) SOIC16 and SOW8L package

## 2 Applications

- Isolated CAN Bus
- AC and servo drives
- Solar inverters
- PLC and DCS communication modules
- Battery charging and management
- Elevators and escalators
- Industrial power supplies


## 3 Description

The CMT10XXX is an isolated CAN transceiver which fully compatible with the ISO11898-2 standard. The CMT10XXX integrated two channel digital isolators and a high reliability CAN transceiver. The digital isolator is silicon oxide isolation based on CMOSTEK capacity isolation technology. The high integrated solution can help to simplify system design and improve reliability. The CMT10XXX device is safety certified by UL1577 and supports 5 kV<sub>ms</sub> insulation withstand voltage, while providing high electromagnetic immunity and low emissions. The data rate of the CMT10XXX is up to 5 Mbps. The CMT10XXX provides thermal protection and transmit data dominant time out function.

### Device Information

| 器件型号     | 封装        | 封装尺寸 (标称值)<br>(mm) |
|----------|-----------|--------------------|
| CMT1050  | SOW8L     | 5.85 * 7.50        |
| CMT1042  |           | 5.85 * 7.50        |
| CMT1050W | SOIC16-WB | 10.30 * 7.50       |
| CMT1052W |           | 10.30 * 7.50       |
| CMT1042W |           | 10.30 * 7.50       |

### Simplified Schematic



## Table of Contents

|                                                    |           |
|----------------------------------------------------|-----------|
| <b>1 Features .....</b>                            | <b>1</b>  |
| <b>2 Applications.....</b>                         | <b>1</b>  |
| <b>3 Description.....</b>                          | <b>1</b>  |
| <b>4 Absolute Maximum Ratings.....</b>             | <b>3</b>  |
| <b>5 Recommended Operating Conditions.....</b>     | <b>3</b>  |
| <b>6 Thermal Information .....</b>                 | <b>4</b>  |
| <b>7 Pin Description .....</b>                     | <b>5</b>  |
| <b>8 Typical Application .....</b>                 | <b>8</b>  |
| 8.1 Typical Application Schematic .....            | 8         |
| 8.2 PCB Layout Guidelines.....                     | 9         |
| <b>9 Parameter Measurement Circuit Setup .....</b> | <b>9</b>  |
| <b>10 Electrical Specifications.....</b>           | <b>12</b> |
| 10.1 Electrical Characteristics.....               | 12        |
| 10.2 Switching Electrical Characteristics .....    | 14        |
| 10.3 Insulation Specifications .....               | 15        |
| 10.4 Safety-related Certifications .....           | 17        |
| 10.5 Safety Limiting Values.....                   | 17        |
| <b>11 Function Description.....</b>                | <b>18</b> |
| 11.1 Function Overview .....                       | 18        |
| 11.2 Functional Modes.....                         | 18        |
| 11.3 Standby mode.....                             | 18        |
| 11.4 Bus Dominant Time-out Function.....           | 19        |
| 11.5 TXD Dominant Time-out Function.....           | 19        |
| 11.6 Current Protection.....                       | 19        |
| 11.7 Over Temperature Protection.....              | 19        |
| <b>12 Packaging Information .....</b>              | <b>20</b> |
| 12.1 CMT10XXX SOW8L Packaging .....                | 20        |
| 12.2 CMT10XXX SOIC16 Packaging.....                | 21        |
| <b>13 Ordering Information.....</b>                | <b>23</b> |
| <b>14 Tape and Reel Information .....</b>          | <b>23</b> |
| <b>15 Appendix 1.....</b>                          | <b>26</b> |
| <b>16 Revise History.....</b>                      | <b>27</b> |
| <b>17 Contacts.....</b>                            | <b>28</b> |

## 4 Absolute Maximum Ratings

Table 1. Absolute Maximum Ratings<sup>[1]</sup>

| Parameters                          | Symbol                                | Condition | Min. | Max.    | Unit |
|-------------------------------------|---------------------------------------|-----------|------|---------|------|
| Power supply voltage <sup>[2]</sup> | VDD1, VDD2                            |           | -0.5 | 6.5     | V    |
| Maximum input voltage               | V <sub>IN</sub>                       |           | -0.4 | VDD+0.4 | V    |
| Maximum BUS pin voltage             | V <sub>CANH</sub> , V <sub>CANL</sub> |           | -70  | +70     | V    |
| Output current                      | I <sub>O</sub>                        |           | -15  | 15      | mA   |
| Operating Temperature               | T <sub>opr</sub>                      |           | -40  | 125     | °C   |
| Storage temperature                 | T <sub>STG</sub>                      |           | -65  | 150     | °C   |
| Electrostatic discharge             | HBM                                   |           |      | ±6000   | V    |
|                                     | CDM                                   |           |      | ±2000   | V    |

Notes:

- [1]. Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.
- [2]. All voltage values except differential I/O bus voltages are with respect to the local ground terminal (GND1 or GND2) and are peak voltage values.

## 5 Recommended Operating Conditions

Table 2. Recommended Operating Conditions

| Parameters                                      | Symbol                            | Min.     | Typ. | Max.     | Unit | Comments |
|-------------------------------------------------|-----------------------------------|----------|------|----------|------|----------|
| Supply voltage, controller side                 | VDD <sub>1</sub>                  | 2.5      |      | 5.5      | V    |          |
| Supply voltage, bus side                        | VDD <sub>2</sub>                  | 4.5      | 5    | 5.5      | V    |          |
| Voltage at bus pins (separately or common mode) | V <sub>I</sub> or V <sub>IC</sub> | -30      |      | 30       | V    |          |
| High level input voltage                        | V <sub>IH</sub>                   | 0.7*VDD1 |      | 5.5      | V    | TXD      |
| Low level input voltage                         | V <sub>IL</sub>                   | 0        |      | 0.3*VDD1 | V    | TXD      |
| High level output current                       | I <sub>OH</sub>                   | -70      |      |          | mA   | Driver   |
|                                                 |                                   | -6       |      |          |      | Receiver |
| Low level output current                        | I <sub>OL</sub>                   |          | 70   | 70       | mA   | Driver   |
|                                                 |                                   |          | 6    | 6        |      | Receiver |
| Operating temperature                           | T <sub>A</sub>                    | -40      |      | 125      | °C   |          |
| Junction temperature                            | T <sub>J</sub>                    | -40      |      | 150      | °C   |          |

## 6 Thermal Information

Table 3. Thermal Information

| Parameters                                | Symbol              | SOW8L | (WB) SOIC16 | Unit |
|-------------------------------------------|---------------------|-------|-------------|------|
| Junction-to-ambient thermal resistance    | $\theta_{JA}$       | 100   | 69.9        | °C/W |
| Junction-to-board thermal resistance      | $\theta_{JB}$       | 51.8  | 29          |      |
| Junction-to-case (top) thermal resistance | $\theta_{JC (top)}$ | 40.8  | 31.8        |      |

## 7 Pin Description




Figure 1. CMT1050X Pin Configuration

Table 4. CMT1050X Pin Description

| Pin Name | Pin number |         | Description                                                                  |
|----------|------------|---------|------------------------------------------------------------------------------|
|          | CMT1050W   | CMT1050 |                                                                              |
| VDD1     | 1          | 1       | Power supply for isolator side 1                                             |
| RXD      | 3          | 2       | CAN receive data output (LOW for dominant and HIGH for recessive bus states) |
| TXD      | 6          | 3       | CAN transmit data input (LOW for dominant and HIGH for recessive bus states) |
| GND1     | 2,7,8      | 4       | Ground reference for Isolator Side 1                                         |

| Pin Name | Pin number |   | Description                            |
|----------|------------|---|----------------------------------------|
| GND2     | 9,10,15    | 5 | Ground reference for Isolator Bus Side |
| CANH     | 13         | 7 | High-level CAN bus line                |
| CANL     | 12         | 6 | Low-level CAN bus line                 |
| VDD2     | 16         | 8 | Power supply for isolator side 2.      |
| NC       | 4,5,11,14  |   | No Connection                          |




Figure 2. CMT1042W and CMT1052W /CMT1042 Pin Configuration

Table 5. CMT1052X/CMT1042X Pin Description

| Pin Name | Pin number |          |         | Description                                                                  |
|----------|------------|----------|---------|------------------------------------------------------------------------------|
|          | CMT1052W   | CMT1042W | CMT1042 |                                                                              |
| VDD1     | 1          | 1        | 1       | Power supply for isolator side 1                                             |
| TXD      | 3          | 3        | 2       | CAN transmit data input (LOW for dominant and HIGH for recessive bus states) |
| RXD      | 5          | 5        | 3       | CAN receive data output (LOW for dominant and HIGH for recessive bus states) |
| GND1     | 2,8        | 2,8      | 4       | Ground reference for Isolator Side 1                                         |
| GND2     | 9,10,15    | 9,10,15  | 5       | Ground reference for Isolator Bus Side                                       |
| CANH     | 13         | 13       | 7       | High-level CAN bus line                                                      |
| CANL     | 12         | 12       | 6       | Low-level CAN bus line                                                       |
| VDD2     | 11,16      | 11,16    | 8       | Power supply for Bus Side, PIN11 must be connected externally to PIN16       |
| NC       | 4,6,7      | 4,6,7,14 |         | No Connection                                                                |
| STB      | 14         |          |         | Standby mode control input                                                   |

## 8 Typical Application

### 8.1 Typical Application Schematic




Figure 3. Typical Application Schematic

**Note:** users should be careful not to connect ground and VDD reversely.






Figure 6. Bus Logic State Voltage Definitions





Figure 7. Driver VOD with Common-mode Loading Test Circuit



A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  125kHz, 50% duty cycle,  $t_r \leq$  6 ns,  $t_f \leq$  6ns,  $Z_o = 50\Omega$

B.  $C_L$  includes instrumentation and fixture capacitance within  $\pm 20\%$ .

Figure 8. Driver Test Circuit and Voltage Waveform






Figure 9. Receiver Voltage and Current Definition




A. The input pulse is supplied by a generator having the following characteristics:  $PRR \leq 125\text{kHz}$ , 50% duty cycle,  $t_r \leq 6\text{ ns}$ ,  $t_f \leq 6\text{ ns}$ ,  $Z_o = 50\Omega$

B.  $C_L$  includes instrumentation and fixture capacitance within  $\pm 20\%$ .

**Figure 10. Receiver Test Circuit and Voltage Waveform**



**Figure 11.  $t_{\text{LOOP}}$  Test Circuit and Voltage Waveform**



A. The input pulse is supplied by a generator having the following characteristics:  $PRR \leq 125\text{kHz}$ , 50% duty cycle,  $t_r \leq 6\text{ ns}$ ,  $t_f \leq 6\text{ ns}$ ,  $Z_o = 50\Omega$

B.  $C_L$  includes instrumentation and fixture capacitance within  $\pm 20\%$ .

**Figure 12. Dominant Time-out Test Circuit and Voltage Waveform**




Figure 13. Driver Short-Circuit Current Test Circuit and Waveform




Figure 14. Common-Mode Transient Immunity Test Circuit

## 10 Electrical Specifications

### 10.1 Electrical Characteristics

$V_{DD1} = 2.5V \sim 5V$ ,  $V_{DD2} = 4.5V \sim 5.5V$ ,  $T_A = -40$  to  $125^\circ C$ . Unless otherwise noted, Typical values are at  $V_{DD1} = 3.3V$ ,  $V_{DD2} = 5V$ ,  $T_A = 25^\circ C$

Table 6. Electrical Characteristics

| Parameters                | Symbol | Condition                     | Min. | Typ. | Max. | Unit |
|---------------------------|--------|-------------------------------|------|------|------|------|
| Supply Voltage            | VDD1   |                               | 2.5  |      | 5.5  | V    |
|                           | VDD2   |                               | 4.5  | 5    | 5.5  | V    |
| Logic side supply current | IDD1   | $V_{DD1} = 3.3V$ , TXD = 0    |      | 2.2  | 3.50 | mA   |
|                           |        | $V_{DD1} = 3.3V$ , TXD = VDD1 |      | 1.1  | 2.00 |      |
|                           |        | $V_{DD1} = 5V$ , TXD = 0      |      | 2.2  | 3.50 | mA   |
|                           |        | $V_{DD1} = 5V$ , TXD = VDD1   |      | 1.1  | 2.00 |      |

|                                                 |                        |                                                                                                 |                        |                      |                      |       |
|-------------------------------------------------|------------------------|-------------------------------------------------------------------------------------------------|------------------------|----------------------|----------------------|-------|
| Bus side supply current                         | IDD2                   | VI = 0V, R <sub>load</sub> = 60 Ω                                                               |                        | 46                   | 70                   | mA    |
|                                                 |                        | VI = VDD <sub>2</sub>                                                                           |                        | 5.3                  | 10                   |       |
| Thermal-shutdown Threshold                      | T <sub>TS</sub>        |                                                                                                 | 155                    | 165                  | 180                  | °C    |
| Common Mode Transient Immunity                  | CMTI                   |                                                                                                 | ±100                   | ±150                 |                      | kV/us |
| <b>Logic Side</b>                               |                        |                                                                                                 |                        |                      |                      |       |
| High level input voltage                        | V <sub>IH</sub>        | TXD pin                                                                                         | 0.7*V <sub>DD1</sub>   |                      |                      | V     |
| Low level input voltage                         | V <sub>IL</sub>        | TXD pin                                                                                         |                        |                      | 0.3*V <sub>DD1</sub> | V     |
| High level input current                        | I <sub>IH</sub>        | TXD pin                                                                                         |                        | 0                    |                      | uA    |
| Low level input current                         | I <sub>IL</sub>        | TXD pin                                                                                         | -15                    |                      |                      | uA    |
| High level output voltage                       | V <sub>OH</sub>        | I <sub>OH</sub> = -4mA, RXD pin                                                                 | V <sub>DD1</sub> - 0.4 |                      |                      | V     |
| Low level output voltage                        | V <sub>OL</sub>        | I <sub>OL</sub> = 4mA, RXD pin                                                                  |                        |                      | 0.4                  | V     |
| Input Capacitance                               | C <sub>IN</sub>        | TXD pin                                                                                         |                        | 6.5                  |                      | pF    |
| <b>Driver</b>                                   |                        |                                                                                                 |                        |                      |                      |       |
| CANH output voltage (Dominant)                  | V <sub>OH</sub>        | TXD=0 V, R <sub>LOAD</sub> = 60 Ω                                                               | 2.8                    | 3.4                  | 4.5                  | V     |
| CANL output voltage (Dominant)                  | V <sub>OL(D)</sub>     | TXD=0 V, R <sub>LOAD</sub> = 60 Ω                                                               | 0.8                    | 1.2                  | 2.25                 | V     |
| CAN bus output voltage (Recessive)              | V <sub>O(R)</sub>      | TXD=VDD1, R <sub>LOAD</sub> = 60 Ω                                                              | 2                      | 0.5*V <sub>DD2</sub> | 3                    | V     |
| Differential output voltage (Dominant)          | V <sub>OD(D)</sub>     | VDD=5V, TXD=0, R <sub>load</sub> = 60 Ω                                                         | 1.5                    |                      | 3                    | V     |
| Differential output voltage (Recessive)         | V <sub>OD(R)</sub>     | VDD=5V, TXD=V <sub>IO</sub> , R <sub>load</sub> = 60 Ω                                          | -0.05                  |                      | 0.05                 | V     |
|                                                 |                        | VDD=5V, TXD=V <sub>IO</sub> , No load.                                                          | -0.1                   |                      | 0.1                  |       |
| Dominant short-circuit output current           | I <sub>Q(SC)DOM</sub>  | TXD=0V, t < t <sub>to(dom)TXD</sub> . V <sub>CANH</sub> = -30V                                  | -100                   |                      | -40                  | mA    |
|                                                 |                        | TXD=0V, t < t <sub>to(dom)TXD</sub> . V <sub>CANL</sub> =30V                                    | 40                     |                      | 100                  |       |
| Recessive short-circuit output current          | I <sub>Q(SC)REC</sub>  | Normal/Silent mode; V <sub>txd</sub> =VDD1; V <sub>CANH</sub> = V <sub>CANL</sub> =-27V to +30V | -6                     |                      | 6                    | mA    |
| <b>Receiver</b>                                 |                        |                                                                                                 |                        |                      |                      |       |
| Positive-going bus input threshold voltage      | V <sub>IT+</sub>       |                                                                                                 |                        | 750                  | 900                  | mV    |
| Negative-going bus input threshold voltage      | V <sub>IT-</sub>       |                                                                                                 | 500                    | 650                  |                      | mV    |
| Hysteresis voltage                              | V <sub>HYS</sub>       |                                                                                                 |                        | 100                  |                      | mV    |
| Power-off (unpowered) bus input leakage current | I <sub>IOFF(LKG)</sub> | V <sub>CANH</sub> = V <sub>CANL</sub> =5V, VDD=0V, V <sub>IO</sub> =0V                          | -5                     |                      | 5                    | uA    |
| Input capacitance to ground                     | C <sub>I</sub>         | CANH or CANL                                                                                    |                        | 13                   |                      | pF    |
| Differential input                              | C <sub>ID</sub>        |                                                                                                 |                        | 5                    |                      | pF    |
| Differential input resistance                   | R <sub>ID</sub>        |                                                                                                 | 20                     |                      | 40                   | kΩ    |
| Input resistance                                | R <sub>IN</sub>        |                                                                                                 | 15                     | 30                   | 40                   | kΩ    |
| Input resistance matching                       | R <sub>IMATCH</sub>    | CANH = CANL                                                                                     | -5                     |                      | +5                   | %     |
| Common-mode voltage range                       | V <sub>COM</sub>       |                                                                                                 | -30                    |                      | +30                  | V     |

## 10.2 Switching Electrical Characteristics

VDD1 = 2.5V ~ 5V, VDD2 = 4.5V~5.5V, T<sub>A</sub> = -40 to 125 °C. Unless otherwise noted, Typical values are at VDD1= 3.3V, VDD2 = 5V, T<sub>A</sub> = 25°C)

**Table 7. Switching Electrical Characteristics**

| Parameters                                                | Symbol                | Condition                                                 | Min. | Typ. | Max. | Unit |
|-----------------------------------------------------------|-----------------------|-----------------------------------------------------------|------|------|------|------|
| Loop delay1                                               | T <sub>LOOP1</sub>    | Driver input to receiver output,<br>Recessive to Dominant |      | 120  | 220  | ns   |
| Loop delay2                                               | T <sub>LOOP2</sub>    | Driver input to receiver output,<br>Dominant to Recessive |      | 100  | 220  | ns   |
| Transmitted recessive bit width                           | T <sub>bit(bus)</sub> | T <sub>bit(TXD)</sub> = 500ns                             | 435  | 488  | 530  | ns   |
|                                                           |                       | T <sub>bit(TXD)</sub> = 200ns                             | 155  | 186  | 210  |      |
| Bit time on RXD pin                                       | T <sub>bit(RXD)</sub> | T <sub>bit(TXD)</sub> = 500ns                             | 400  | 490  | 550  | ns   |
|                                                           |                       | T <sub>bit(TXD)</sub> = 200ns                             | 150  | 191  | 240  |      |
| Driver                                                    |                       |                                                           |      |      |      |      |
| Propagation delay time,<br>recessive -to- dominant output | t <sub>PLH</sub>      |                                                           |      | 73   |      | ns   |
| Propagation delay time,<br>dominant-to-recessive output   | t <sub>PHL</sub>      |                                                           |      | 63   |      | ns   |
| Differential output signal rise<br>time                   | t <sub>r</sub>        |                                                           |      | 62   |      | ns   |
| Differential output signal fall<br>time                   | t <sub>f</sub>        |                                                           |      | 60   |      | ns   |
| Bus dominant time-out time                                | t <sub>TXD_DTO</sub>  |                                                           | 800  | 1900 | 4000 | us   |
| Receiver                                                  |                       |                                                           |      |      |      |      |
| Propagation delay time, low to<br>high level output       | t <sub>PLH</sub>      |                                                           |      | 58   |      | ns   |
| Propagation delay time, high to<br>low level output       | t <sub>PHL</sub>      |                                                           |      | 46   |      | ns   |
| RXD signal rise time                                      | t <sub>r</sub>        |                                                           |      | 1    |      | ns   |
| RXD signal fall time                                      | t <sub>f</sub>        |                                                           |      | 1    |      | ns   |

## 10.3 Insulation Specifications

Table 8. Insulation and Safety Related Specifications

| Description                                                                                          | Sym                | Condition                                                                                                                                 | Value             |               | Unit             |
|------------------------------------------------------------------------------------------------------|--------------------|-------------------------------------------------------------------------------------------------------------------------------------------|-------------------|---------------|------------------|
|                                                                                                      |                    |                                                                                                                                           | SOW8L             | WB<br>SOIC-16 |                  |
| Min. External clearance <sup>[1]</sup> (air gap)                                                     | CLR                | The shortest terminal-to-terminal distance through air                                                                                    | 8.0               | 8.0           | mm               |
| External creepage <sup>[1]</sup> (tracking)                                                          | CRP                | The shortest terminal-to-terminal distance across the package surface                                                                     | 8.0               | 8.0           | mm               |
| Distance through insulation                                                                          | DTI                | Minimum internal gap                                                                                                                      | 18                |               | um               |
| Comparative tracking index                                                                           | CTI                | DIN EN 60112 (VDE 0303-11);                                                                                                               | >600              |               | V                |
| Material group                                                                                       | -                  | IEC 60112                                                                                                                                 | I                 |               | -                |
| Installation Classification per DIN VDE 0110                                                         | -                  | Rated mains voltage ≤ 150 V <sub>RMS</sub>                                                                                                | I to IV           | I to IV       | -                |
|                                                                                                      |                    | Rated mains voltage ≤ 300 V <sub>RMS</sub>                                                                                                | I to IV           | I to IV       | -                |
|                                                                                                      |                    | Rated mains voltage ≤ 600 V <sub>RMS</sub>                                                                                                | I to IV           | I to IV       | -                |
|                                                                                                      |                    | Rated mains voltage≤ 1000 V <sub>RMS</sub>                                                                                                | I to III          | I to III      |                  |
| Installation Classification perDIN VDE V 0884-11:2017-01 <sup>[2]</sup>                              |                    |                                                                                                                                           |                   |               |                  |
| Climatic Category                                                                                    |                    |                                                                                                                                           | 40/125/21         |               |                  |
| Pollution Degree                                                                                     |                    | Per DIN VDE 0110                                                                                                                          | 2                 |               |                  |
| Maximum repetitive isolation voltage                                                                 | V <sub>IORM</sub>  |                                                                                                                                           | 1414              |               | V <sub>pk</sub>  |
| Maximum isolation working voltage                                                                    | V <sub>IOWM</sub>  | AC voltage (sine wave); Time dependent dielectric breakdown                                                                               | 1000              |               | V <sub>RMS</sub> |
|                                                                                                      |                    | DC voltage                                                                                                                                | 1414              |               | V <sub>DC</sub>  |
| Input to output test voltage, method B1                                                              | V <sub>pd(m)</sub> | V <sub>ini.b</sub> = V <sub>iotm</sub> , V <sub>pd(m)</sub> = V <sub>iorm</sub> *1.875, t <sub>ini</sub> = t <sub>m</sub> = 1 sec,        | <5                |               | pc               |
| Input to output test voltage, method A. After environmental tests subgroup 1                         | V <sub>pd(m)</sub> | V <sub>ini.a</sub> = V <sub>iotm</sub> , V <sub>pd(m)</sub> = V <sub>iorm</sub> *1.6, t <sub>ini</sub> = 60 sec, t <sub>m</sub> = 10 sec, | <5                |               | pc               |
| Input to output test voltage, method A. After input and output safety test subgroup 2 and subgroup 3 | V <sub>pd(m)</sub> | V <sub>ini.a</sub> = V <sub>iotm</sub> , V <sub>pd(m)</sub> = V <sub>iorm</sub> *1.2, t <sub>ini</sub> = 60 sec, t <sub>m</sub> = 10 sec, | <5                |               | pc               |
| Maximum transient isolation voltage                                                                  | V <sub>IOTM</sub>  | t = 60 s (qualification);                                                                                                                 | 7000              |               | V <sub>pk</sub>  |
| Maximum surge isolation voltage <sup>[3]</sup>                                                       | V <sub>IOSM</sub>  | Test method per IEC62368-1, 1.2/50 us waveform, V <sub>TEST</sub> = 1.6 x V <sub>IOSM</sub>                                               | 6250              |               | V <sub>pk</sub>  |
| Isolation capacitance, input to output <sup>[5]</sup>                                                | C <sub>IO</sub>    | f = 1 MHz                                                                                                                                 | 1.2               |               | pF               |
| Isolation resistance, input to output <sup>[5]</sup>                                                 | R <sub>IO</sub>    | V <sub>IO</sub> = 500 V, T <sub>amb</sub> = T <sub>s</sub>                                                                                | >10 <sup>9</sup>  |               | Ω                |
|                                                                                                      |                    | V <sub>IO</sub> = 500 V, 100 °C ≤ T <sub>amb</sub> ≤ 125 °C                                                                               | >10 <sup>11</sup> |               |                  |
| UL 1577                                                                                              |                    |                                                                                                                                           |                   |               |                  |
| Withstand isolation voltage                                                                          | V <sub>ISO</sub>   | V <sub>TEST</sub> = 1.2 × V <sub>ISO</sub> , t = 1 s (100% production)                                                                    | 5000              |               | V <sub>RMS</sub> |

**Notes:**

- [1]. Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed-circuit board are used to help increase these specifications.
- [2]. This coupler is suitable for safe electrical insulation only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- [3]. Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.
- [4]. Apparent charge is electrical discharge caused by a partial discharge (pd).
- [5]. All pins on each side of the barrier are tied together creating a two-terminal device.

## 10.4 Safety-related Certifications

Table 9. Safety-related Certifications

| VDE                                         | UL                                          |                                                   | CQC                                                | TUV                                                   |
|---------------------------------------------|---------------------------------------------|---------------------------------------------------|----------------------------------------------------|-------------------------------------------------------|
| DIN VDE V0884-11:2017-01                    | UL 1577 Component Recognition Program       | Approved under CSA Component Acceptance Notice 5A | GB 4943.1-2022                                     | EN 61010-1:2010 (3rd Ed) and EN 60950-1:2006/A2: 2013 |
| Certificate number: <a href="#">pending</a> | Certificate number: <a href="#">E541580</a> |                                                   | Certificate number: <a href="#">CQC23001382478</a> | Certificate number: <a href="#">pending</a>           |

## 10.5 Safety Limiting Values

Reinforced isolation safety-limiting values as outlined in VDE-0884-11 of CMT10XXX

Table 10. Safety Limiting Values

| Parameters            | Test Condition                                                                                                                                         | Value | Unit               |
|-----------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------|-------|--------------------|
| Safety supply power   | $R_{\theta JA} = 100 \text{ }^{\circ}\text{C/W}$ ,<br>$T_J = 150^{\circ}\text{C}$ , $T_A = 25 \text{ }^{\circ}\text{C}$                                | 1250  | mW                 |
|                       |                                                                                                                                                        |       | mA                 |
| Safety supply current | $R_{\theta JA} = 100 \text{ }^{\circ}\text{C/W}$ , $V_I = 5 \text{ V}$ ,<br>$T_J = 150 \text{ }^{\circ}\text{C}$ , $T_A = 25 \text{ }^{\circ}\text{C}$ | 250   | W                  |
| Safety temperature    |                                                                                                                                                        | 150   | $^{\circ}\text{C}$ |

1. Calculate with the junction-to-air thermal resistance,  $R_{\theta JA}$ , of SOP8 (300mil) package which is that of a device installed on a low effective thermal conductivity test board (1s) according to JESD51-3.
2. The maximum safety temperature has the same value as the maximum junction temperature( $T_J$ ) specified for the device.




Figure 15. CMT10XXX Thermal derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN VDE V 0884-11

## 11 Function Description

### 11.1 Function Overview

The CMT10XXX is an isolated CAN transceiver which fully compatible with the ISO11898-2 standard. The CMT10XXX integrated two channel digital isolators and a high reliability CAN transceiver. The digital isolator is silicon oxide isolation based on CMOSTEK capacity isolation technology. The high integrated solution can help to simplify system design and improve reliability. The CMT10XXX device is safely certified by UL1577 support 5 kVrms insulation withstand voltages, while providing high electromagnetic immunity and low emissions. The data rate of the CMT10XXX is up to 5Mbps. The CMT10XXX provides thermal protection and transmit data dominant time out function.

### 11.2 Functional Modes

The table below lists the functional modes of the CMT10XXX.

**Table 11. Driver Function Table**

| TXD  | CANH | CANL | BUS STATE |
|------|------|------|-----------|
| L    | H    | L    | Dominant  |
| H    | Z    | Z    | Recessive |
| Open | Z    | Z    | Recessive |

Notes: H = high level; L = low level; Z = common mode (recessive) bias to VDD/2

**Table 12. Receiver Function Table**

| $V_{ID} = \text{CANH-CANL}$ | RXD | BUS STATE |
|-----------------------------|-----|-----------|
| $V_{ID} \geq 0.9V$          | L   | Dominant  |
| $0.5 < V_{ID} < 0.9V$       | X   | Uncertain |
| $V_{ID} \leq 0.5V$          | H   | Recessive |
| Open                        | H   | Recessive |

Notes: H = high level; L=low level; X=uncertain

### 11.3 Standby mode

The CMT10XXX cannot transmit or receive regular CAN messages in Standby mode. Only the isolator and low-power CAN receiver are active, monitoring the bus lines for activity. The bus wake-up filter ensures that only bus dominant and bus recessive states that persist longer than  $t_{\text{fltr(wake)}}_{\text{bus}}$  are reflected on the RXD pin. To reduce current consumption, the CAN bus is terminated to GND and not biased to VDD2/2 as in Normal mode. Standby mode is selected by setting pin STB HIGH. An internal pull-up ensures that Standby mode is selected by default when pin STB is not connected.

In Standby mode;

- The CAN transmitter is off
- The normal CAN receiver is off
- The low-power CAN receiver is active
- CANH and CANL are biased to GND

- The signal received at the low-power CAN receiver is reflected on pin RXD

The isolation function of the CMT10XXX is not disabled in Standby mode. Overall quiescent current is not reduced significantly in this mode. The CMT10XXX is not designated to support CAN bus wake-up functionality with very low quiescent currents.

## **11.4 Bus Dominant Time-out Function**

In standby mode, a “bus dominant time-out” timer is started when the CAN bus changes from recessive to dominant state. If the dominant state on the bus persists for longer than  $t_{to(dom)bus}$ , the RXD pin is forced HIGH

## **11.5 TXD Dominant Time-out Function**

A TXD dominant time-out timer circuit prevents the bus lines from being driven to a permanent dominant state (blocking all network communication) if pin TXD is forced permanently LOW by a hardware or software application failure. The timer is triggered by a negative edge on pin TXD.

If the duration of the LOW level on pin TXD exceeds the internal timer value ( $T_{txd\_dto}$ ), the transmitter is disabled, driving the bus lines into a recessive state. The timer is reset by a positive edge on pin TXD.

## **11.6 Current Protection**

A current-limiting circuit protects the transmitter output stage from damage caused by accidental short-circuit to either positive or negative supply voltage, although power dissipation increases during this fault condition.

## **11.7 Over Temperature Protection**

The output drivers are protected against over-temperature conditions. If the virtual junction temperature exceeds the shutdown junction temperature  $T_{ts}$ , the output drivers will be disabled until the virtual junction temperature becomes lower than  $T_{ts}$  and TXD becomes recessive again.

By including the TXD condition, the occurrence of output driver oscillation due to temperature drifts is avoided.

## 12 Packaging Information

The packaging information of the CMT10XXX is shown in the figures below.

### 12.1 CMT10XXX SOW8L Packaging




Figure 16. CMT10XXX SOW8L Packaging




Figure 17. CMT10XXX SOW8L Package Board Layout Example

## 12.2 CMT10XXX SOIC16 Packaging




Figure 18. CMT10XXX SOIC 16 Package Shape and Dimension in Millimeter






Figure 19. SOIC-16 Package Board Layout Example

## 13 Ordering Information

Table 14. Part Number List


| Part Number | MOQ  | Isolation Rating (kV) | Max Data Rate (Mbps) | Temperature  | Package    | MSL |
|-------------|------|-----------------------|----------------------|--------------|------------|-----|
| CMT1050     | 1000 | 5                     | 1                    | -40 to 125°C | SOW8L      | 3   |
| CMT1042     | 1000 | 5                     | 5                    | -40 to 125°C | SOW8L      | 3   |
| CMT1050W    | 1000 | 5                     | 1                    | -40 to 125°C | WB SOIC-16 | 3   |
| CMT1052W    | 1000 | 5                     | 5                    | -40 to 125°C | WB SOIC-16 | 3   |
| CMT1042W    | 1000 | 5                     | 5                    | -40 to 125°C | WB SOIC-16 | 3   |

## 14 Tape and Reel Information



| PRODUCT SPECIFICATION |                                         |             |                               |             |                                                               |            |
|-----------------------|-----------------------------------------|-------------|-------------------------------|-------------|---------------------------------------------------------------|------------|
| TAPE WIDTH            | Ø A<br>±2.0                             | Ø N<br>±2.0 | W1                            | W2<br>(Max) | W3                                                            | E<br>(MIN) |
| 08MM                  | 330                                     | 178         | 8.4 <sup>+1.5<br/>-0.0</sup>  | 14.4        | SHALL<br>ACCOMMODATE<br>TAPE WIDTH<br>WITHOUT<br>INTERFERENCE | 5.5        |
| 12MM                  | 330                                     | 178         | 12.4 <sup>+2.0<br/>-0.0</sup> | 18.4        |                                                               | 5.5        |
| 16MM                  | 330                                     | 178         | 16.4 <sup>+2.0<br/>-0.0</sup> | 22.4        |                                                               | 5.5        |
| 24MM                  | 330                                     | 178         | 24.4 <sup>+2.0<br/>-0.0</sup> | 30.4        |                                                               | 5.5        |
| 32MM                  | 330                                     | 178         | 32.4 <sup>+2.0<br/>-0.0</sup> | 38.4        |                                                               | 5.5        |
| SURFACE RESISTIVITY   |                                         |             |                               |             |                                                               |            |
| LEGEND                | SR RANGE                                |             | TYPE                          |             | COLOUR                                                        |            |
| A                     | BELOW 10 <sup>12</sup>                  |             | ANTISTATIC                    |             | ALL TYPES                                                     |            |
| B                     | 10 <sup>6</sup> TO 10 <sup>11</sup>     |             | STATIC DISSIPATIVE            |             | BLACK ONLY                                                    |            |
| C                     | 10 <sup>5</sup> & BELOW 10 <sup>5</sup> |             | CONDUCTIVE(GENERIC)           |             | BLACK ONLY                                                    |            |
| E                     | 10 <sup>9</sup> TO 10 <sup>11</sup>     |             | ANTISTATIC(COATED)            |             | ALL TYPES                                                     |            |

Figure 21. CMT10XXX Tape and Reel Information (for all packages)



**Figure 22. CMT10XXX SOIC8 Tape and Reel Information**






Figure 23. CMT10XXX SOIC 16 Tape and Reel Information

## 15 Appendix 1




Figure 24. Silk Print Top View

## 16 Revise History

Table 14. Revise Records

| Version No. | Chapter | Description                                   | Date       |
|-------------|---------|-----------------------------------------------|------------|
| 0.1         | All     | Initial version                               | 2023/09/26 |
| 0.2         | 8.2     | Modified the typical application diagram      | 2023/11/14 |
| 0.3         | All     | Added data rate 1Mbps of CMT1050.             | 2024/6/17  |
|             | 7       | Update pin arrangement of CMT1042W            |            |
|             | All     | Update the UL certificate Number.             | 2024/10/30 |
|             |         | Add MSL level in order information            | 2024/12/3  |
| 0.4         | All     | Delete part number CMT1050U                   | 2025/6/9   |
|             |         | Update the CQC certificate number             | 2025/7/3   |
| 0.5         | 12.2    | Modify the package diagram of SOW16           | 2026/1/6   |
|             |         | Added Chapter 15, Appendix 1                  |            |
| 0.6         | 7       | Revise the pin name and pin number of 6 and 7 | 2026/4/10  |

## 17 Contacts

Shenzhen Hope Microelectronics Co., Ltd.

**Address:** 30th floor of 8th Building, C Zone, Vanke Cloud City, Xili Sub-district, Nanshan, Shenzhen, GD, P.R. China

**Tel:** +86-755-82973805 / 4001-189-180

**Fax:** +86-755-82973550

**Post Code:** 518052

**Sales:** [sales@hoperf.com](mailto:sales@hoperf.com)

**Website:** [www.hoperf.com](http://www.hoperf.com)

Copyright. Shenzhen Hope Microelectronics Co., Ltd. All rights are reserved.

The information furnished by HOPERF is believed to be accurate and reliable. However, no responsibility is assumed for inaccuracies and specifications within this document are subject to change without notice. The material contained herein is the exclusive property of HOPERF and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of HOPERF. HOPERF products are not authorized for use as critical components in life support devices or systems without express written approval of HOPERF. The HOPERF logo is a registered trademark of Shenzhen Hope Microelectronics Co., Ltd. All other names are the property of their respective owners.